Khanh's Research Group @ Univ. of Aizu

1. Create a project

🏠 Home
ℹ️ Information
ℹ️ Information
- 🌐 About this website
- 🔰 Guidance for new student (AY 2026)
- 🔰 Checklist for new student orientation meeting
  🔰 Checklist for new student orientation meeting
- 🚂 Training for new members
  🚂 Training for new members
- 🔬 Server/Page Info
  🔬 Server/Page Info
- 📑 Paper submission
  📑 Paper submission
- 🎓 Graduation Thesis
  🎓 Graduation Thesis
  - Preparation
  - After the presentation
👨‍🏫 Invited Talks
👨‍🏫 Invited Talks
📅 Meetings
📅 Meetings
🗂️ Tutorial
🗂️ Tutorial
- List of tutorials
- 🛠 HW Design
  🛠 HW Design
  - Verilog/SystemVerilog/VHDL tutorial
    Verilog/SystemVerilog/VHDL tutorial
    
    Intro
    
    Combinational Logic
    
    Sequential Logic
    
    Reset and Clock
    
    Naming
    
    RTL template
    
    Testbench template
    
    Useful website
    Useful website
    
    Asic-world
    
    Stitt-hub
    
    RTL-Training Repo
  - Simulate with Modelsim
    Simulate with Modelsim
    
    Introduction
    
    Clone the project
    
    Source the env variables
    
    Write your Verilog code
    
    Open Modelsim
    
    Use command line
    
    Code Coverage
    
    Write a script
    
    Learn More!
  - ASIC
    ASIC
    
    Basic
    Basic
    
    Getting started
    
    Writing Verilog
    
    RTL Simulation
    
    Synthesis (Synopsys DC)
    
    Place and Route
    
    Mini Ex
    
    Advanced
    Advanced
    
    Getting started
    
    Explore the library
    
    Post-synthesis simulation
    
    Post-synthesis simulation with timing
    
    Post-place-and-route sim
    
    Macro
    
    Through-Silicon-Via (TSV)
    
    OpenRAM
    
    Power estimation
    
    Clock-gating
    
    Temperature simulation
    
    Design: 🕸️ Network-on-Chip
    Design: 🕸️ Network-on-Chip
    
    Getting started
    
    Simulation
    
    SNN Simulation
    
    Synthesis
    
    Post-synthesis Simulation
    
    Place and Route
    
    Power estimation
    
    Sample projects
  - FPGA
    FPGA
    
    Basic
    Basic
    
    0. Installation
    
    Standalone RTL design
    Standalone RTL design
    
    1. Create a project
    
    2. Run the project on FPGA
    
    3. Understand the reports
    
    Simple SoC
    Simple SoC
    
    1. Create a project
    
    2. Port to SDK
    
    3. Run the program in the FPGA
    
    Custom IP
    Custom IP
    
    Introduction + Materials
    
    General Instruction
    
    Lab-1
    
    Lab-2
    
    Lab-3
    
    Lab-4
    
    Lab-5
    
    Sample Projects
    Sample Projects
    
    SNN on Basys 3
    
    SNN on Arty 7
    
    LIF neuron on MicroZed
- 🤖 Machine Learning
  🤖 Machine Learning
  - Getting started
  - General Machine Learning
    General Machine Learning
    
    Getting started
    
    Installation
    
    Dataset
    
    Notable techniques and Recommendation
  - Artificial Neural Network
  - Spiking Neural Network
    Spiking Neural Network
    
    Introduction
    
    Neurons
    
    Neurons
    
    Neuron
    
    Izhikevich
    
    SNNTorch
    SNNTorch
    
    Official tutorial
    
    Bindsnet
    Bindsnet
    
    STDP learning
    
    Spiking Jelly
    Spiking Jelly
    
    1.1 Time-step
    
    1.2 Using neuron
    
    1.3 Input size and net reset
    
    3.1 Revisit LIF neuron
    
    3.2 Revisit LIF neuron part 2
    
    3.3 Design your neuron
- Accessing servers
  Accessing servers
- 🎯 Optimization
  🎯 Optimization
  - Getting started
  - Single Objective
    Single Objective
    
    0-1 Knapsack
  - Multiple Objectives
    Multiple Objectives
    
    0-1 Knapsack
    
    MOO minicourse
- Makefile
  Makefile
- Git
  Git
  - Intro
  - Basic
  - Advanced
  - Branch
- Markdown
  Markdown
  - Intro
  - Basic
  - Advanced
♾️ Member
♾️ Member
- Faculty Advisor
  Faculty Advisor
- Graduate
  Graduate
- Undergraduate
  Undergraduate
- Exchange Student
  Exchange Student
  - AY2024
    
    AY2024
- Alumni
  Alumni
  - AY2025
    
    AY2025
  - AY2024
    
    AY2024
    
    SHIOTA Rui
    
    KOBAYASHI Ryoji
    
    HANYU Yuga
  - AY2023
    
    AY2023
    
    NGUYEN Ngo Doanh
🎗️ Management
🎗️ Management
- 🔒 Password Protected
- 🖥️ Devices
- 📚 Books
- 🌐 Website
- 🖥 Server: how-to
- ⚗️ Materials
  ⚗️ Materials
- 🈸 University Docs
  🈸 University Docs
🖼️ Moments
🖼️ Moments
- Archive
  Archive
- Categories
  Categories
  - Competition
  - Conference
  - Exhibition
  - Graduation
  - Interview
  - Lecture
  - Master
  - News
  - Travel
  - Undergraduate
🎟️ Events
🎟️ Events
⚔️ Students' Activities
⚔️ Students' Activities
- Awards
- Contests
  Contests
  - All Contests
  - IEEE CAS Society Design Contest
    
    IEEE CAS Society Design Contest
  - LSI Contest
    
    LSI Contest
🛂 Join Us
🛂 Join Us
- For undergraduate students
- For postgraduate candidates
- Scholarships
- TA/RA/Part-time Positions
- How to write a research plan
- How we work
- What you learn
- GT themes (for B2 students)
  GT themes (for B2 students)
  - AY2025
  - AY2024
  - AY2023
  - AY2022
- Alumni Voices
🌐 Links
🌐 Links
- 📝 The Thinking Circuit
- 🚧 Project
  🚧 Project
  - Torch2HW
  - 🎓 Available GT Topics (2024)
- 🌐 Useful link
- ↗️ Github
- ▶️ YouTube
📩 Contact

FPTpDeoJFvJRKJx21flYNg==;H9GGE5KP5HgQJNtTyyGjrrrt6Uie2oagUuoOJtGGo2poAnlhW+0lnkTbaWLLnTwx3th0dEU4VISxP3EK47qcjiJKSKevMERMGhKmeaYGSEPBtd9Y3O9pzGs3BB9JZuKaJO/NWqalDGIchHvtcqdSrV4VAR98pFWbmYM34RNKerWrV8NOD2MCekhQZeElQCJWXuDEpVbff7KxQ9xHC0vBOR70Mpug5RbVL7aG7kgdIBU8O9WxIpU8gDhPO9TDSHuS530T7XIUyZTbK3bQCMDvYP5YJMTL+2+NT5vGcGmvkPH511iT0LjqR0lxzZH41ljsb9CxgXZH0LckArX7cWR5Q2zMCbXpKA6oReYqe0T8EQLl3d1YOH+G+mhGaEvuufOaML7sJt+ZW2i42uCfS26Y/yhSZjFjc3xutZrlBy35sL2Fpq1+QElZo6HCL6IlT1rJ0mBHJd6ARbgPAgH1JoQ9GgN92Ouv8IEjs1LKvByxmWkiMsdqkFyb7nJ7RWnGk90EevT+O/bMwYQOnYyXAQlMGT+QCL4D02xWoIKlvQApkGIXtCZi8/J4HS1EcxiAwMxQ+zywIIBM2WrlRYXT0wxXX9jRoxk28Vl33DwxHVI/NgNZf4i4RYwbi2mAPdRiA3TU5O4/sK7qDanieQGGXsy4GiBEw6tlt7SWcbGUCLx65ZW9cUZ7nXYUeWDJLSWVpNRCFVpVpyMeEE3F1fS3GaOoCJbI+OnBMKWReAnp57u9jUrsH1h1Ec0T0JEMldm0Ya6DHhLTwu2t29Oo/atajUMQUaFOsFldLGzJqxtT/7UN5XY2jX0MzLQMwOSYrDbs1vmRCgL7wf17ciBnWDFNwIVuphxPNt0P7H/g9/JBVRmv66jengIOeSLNzTNG5oI9Iovf/539X4fMGSE4iZgmhZWMHbs5Kv+UAfZvX2b+MGrKt0HpEHq/qPH4ZKZp6ewevBnh0uoSKL1O0TvE2CVaK8sjjc82xiUZKzSWmM5gcoaZ0OlK9NesUj4Z5NMrYvz9ZSdrwDXL65o2CfjCvShcYBfzJQXO+bq750EwEtmAHmUKw3ptMQtbAJSTDBDoAfAC2sTYMJndMlpsYFLgmXhcvVuJJFhAder+TaAm/JfkVHXdh4QcHKVIl6gJtOJn5YczPDLywixoSBuZu3zOL0CdgH14n6BoCsfOtUluYAn4QsSvhmE7rLjiCjaSbqLCv5myecUGs+V9CdZVf/QS1dv4nXhl95rNota39LDfY+X3w9lIDabdzqO+z3YwX3lqtFnFBBPrVViWld065ZXyY8wtVscSPo+rmTR8hz3csshO3GesHLnFTryhkNeCidpfH7fZpgZxd7YkmNdGaCbqGZWzAgF4nRPJL4URdawpiltSsr3SaCWrwfFMQ8dv0Ch1TYxHyDjlWYJNV9zZmz4aRl/xRdEzmA2c1tj1lPh4JihEDFMydDu/zNSOEy5xpDJYspP70OXIcxzn66xVOGsWr9IR2P+WZ8oXM3I5+0BSyJG1AJVSxBN1oMyVk1qeG9zq1qOAdhf5vdKSq/tGXWgdCEF8cKQ5mA/i2Wzu+MpmpDh8oSmFaSFkQUeTHhDaWT+wB8wAmXr+/bVyKJKayrlGK+CpprmxqWyp7gaoIIPb98U815pn8ePc8yfnA1hCrry2pemaTa2L5fF74u97JbNb4sX17knOBEgiod2qOBaPaOs3SsRJ0hbodZjpiBkyiv5cy5bt5bCLduirYiuKKkSe9Vb7dxNLFYEIYtm3tqz5Zu2YSm4BuiSsFHLSY9vejiYJj0EO6k30XnIAOSVra0G1K9sXelYuLw==

㊙️ This website is password-protected and accessible to authorized members only.

Contact your administrator for access to this page.