Khanh's Research Group @ Univ. of Aizu

1. Create a project

🏠 Home
ℹ️ Information
ℹ️ Information
- 🌐 About this website
- 🔰 Guidance for new student (AY 2025)
- 🔰 Checklist for new student orientation meeting
  🔰 Checklist for new student orientation meeting
- 🚂 Training for new members
  🚂 Training for new members
- 🔬 Server/Page Info
  🔬 Server/Page Info
- 📑 Paper submission
  📑 Paper submission
- 🎓 Graduation Thesis
  🎓 Graduation Thesis
  - Preparation
  - After the presentation
👨‍🏫 Invited Talks
👨‍🏫 Invited Talks
📅 Meetings
📅 Meetings
🗂️ Tutorial
🗂️ Tutorial
- List of tutorials
- 🛠 HW Design
  🛠 HW Design
  - Verilog/SystemVerilog/VHDL tutorial
    Verilog/SystemVerilog/VHDL tutorial
    
    Intro
    
    Combinational Logic
    
    Sequential Logic
    
    Reset and Clock
    
    Naming
    
    RTL template
    
    Testbench template
    
    Useful website
    Useful website
    
    Asic-world
    
    Stitt-hub
    
    RTL-Training Repo
  - Simulate with Modelsim
    Simulate with Modelsim
    
    Introduction
    
    Clone the project
    
    Source the env variables
    
    Write your Verilog code
    
    Open Modelsim
    
    Use command line
    
    Code Coverage
    
    Write a script
    
    Learn More!
  - ASIC
    ASIC
    
    Basic
    Basic
    
    Getting started
    
    Writing Verilog
    
    RTL Simulation
    
    Synthesis (Synopsys DC)
    
    Place and Route
    
    Mini Ex
    
    Advanced
    Advanced
    
    Getting started
    
    Explore the library
    
    Post-synthesis simulation
    
    Post-synthesis simulation with timing
    
    Post-place-and-route sim
    
    Macro
    
    Through-Silicon-Via (TSV)
    
    OpenRAM
    
    Power estimation
    
    Clock-gating
    
    Temperature simulation
    
    Design: 🕸️ Network-on-Chip
    Design: 🕸️ Network-on-Chip
    
    Getting started
    
    Simulation
    
    SNN Simulation
    
    Synthesis
    
    Post-synthesis Simulation
    
    Place and Route
    
    Power estimation
    
    Sample projects
  - FPGA
    FPGA
    
    Basic
    Basic
    
    0. Installation
    
    Standalone RTL design
    Standalone RTL design
    
    1. Create a project
    
    2. Run the project on FPGA
    
    3. Understand the reports
    
    Simple SoC
    Simple SoC
    
    1. Create a project
    
    2. Port to SDK
    
    3. Run the program in the FPGA
    
    Custom IP
    Custom IP
    
    Introduction + Materials
    
    General Instruction
    
    Lab-1
    
    Lab-2
    
    Lab-3
    
    Lab-4
    
    Lab-5
    
    Sample Projects
    Sample Projects
    
    SNN on Basys 3
    
    SNN on Arty 7
    
    LIF neuron on MicroZed
- 🤖 Machine Learning
  🤖 Machine Learning
  - Getting started
  - General Machine Learning
    General Machine Learning
    
    Getting started
    
    Installation
    
    Dataset
    
    Notable techniques and Recommendation
  - Artificial Neural Network
  - Spiking Neural Network
    Spiking Neural Network
    
    Introduction
    
    Neurons
    
    Neurons
    
    Neuron
    
    Izhikevich
    
    SNNTorch
    SNNTorch
    
    Official tutorial
    
    Bindsnet
    Bindsnet
    
    STDP learning
    
    Spiking Jelly
    Spiking Jelly
    
    1.1 Time-step
    
    1.2 Using neuron
    
    1.3 Input size and net reset
    
    3.1 Revisit LIF neuron
    
    3.2 Revisit LIF neuron part 2
    
    3.3 Design your neuron
- Accessing servers
  Accessing servers
- 🎯 Optimization
  🎯 Optimization
  - Getting started
  - Single Objective
    Single Objective
    
    0-1 Knapsack
  - Multiple Objectives
    Multiple Objectives
    
    0-1 Knapsack
    
    MOO minicourse
- Makefile
  Makefile
- Git
  Git
  - Intro
  - Basic
  - Advanced
  - Branch
- Markdown
  Markdown
  - Intro
  - Basic
  - Advanced
♾️ Member
♾️ Member
- Faculty Advisor
  Faculty Advisor
- Graduate
  Graduate
- Undergraduate
  Undergraduate
- Exchange Student
  Exchange Student
  - AY2024
    
    AY2024
- Alumni
  Alumni
  - AY2023
    
    AY2023
    
    NGUYEN Ngo Doanh
  - AY2024
    
    AY2024
    
    SHIOTA Rui
    
    KOBAYASHI Ryoji
    
    HANYU Yuga
🎗️ Management
🎗️ Management
- 🔒 Password Protected
- 🖥️ Devices
- 📚 Books
- 🌐 Website
- 🖥 Server: how-to
- ⚗️ Materials
  ⚗️ Materials
- 🈸 University Docs
  🈸 University Docs
🖼️ Moments
🖼️ Moments
- Archive
  Archive
- Categories
  Categories
  - Conference
  - Exhibition
  - Graduation
  - Interview
  - Lecture
  - Master
  - News
  - Travel
  - Undergraduate
🎟️ Events
🎟️ Events
🛂 Join Us
🛂 Join Us
- For undergraduate students
- For postgraduate candidates
- Scholarships
- TA/RA/Part-time Positions
- How to write a research plan
- How we work
- What you learn
- GT themes (for B2 students)
  GT themes (for B2 students)
  - AY2025
  - AY2024
  - AY2023
  - AY2022
- Alumni Voices
🌐 Links
🌐 Links
- 📝 The Thinking Circuit
- 🚧 Project
  🚧 Project
  - Torch2HW
  - 🎓 Available GT Topics (2024)
- 🌐 Useful link
- ↗️ Github
- ▶️ YouTube
📩 Contact

RvrfhQBhXEukrEVKMwP5bA==;QwXcTt6j3adFsZWr7dLX0dQ+kx/rdY3pSpoz+OhCswJX4SFmk470376jd82LVGoDxqTEbsF6Dif5d92sLsf9CcJuaqoe+bVtye27id83r8XcQaPyhsl/g6rzsJlmrK65CF/89pHa4bpFMEp6eWsJ4CLuWV2JbH7Fl+pentAQHzlp9bQxRE5o1+LAyqqNbSmUE1Y1MlMzCty+bi0UGNZi6YH8MAuMx3AFgq8MQ5wyz/5f36O8uQ2mnZ/Uoe4cBVoz2aJOyaHmwi0Yk3dcUV6igevbJjIMtJu2L3HyhVMZhkMnkhW+/02LxpnBy6UkTmKOFwTipj2VxjTYszd8GhX4E4vkN3U+DLLmaciygKIfniEepBiUWW8qIhRm9mMJTacCKP4G4JbtEcPKeiiYjhZubFLTNCHjoUknwPwe2+cLoVJtO9SWJBZNYmYQt5qtobSgIlMZBvqc3pEvbVEv+aOg8F5mUkmfWGSAg3Pz3EuSTUWkAvg6GFfiMI8+8YNb5CedoZUVyaR62UwV1DvnUyn0Pu/JABRtDbqttVJLK8SZ2Lerluj7gQ++D87IWgss9vt5ie+W4R4LI/TczneNp3V4Eu89sN8zKcto/h5JTWIzO23gP8I/IM30sLulMw9JNVGpHFfhT9u+MFjwfsstMVIzji+fnfF6wIvn0YXfOIc0KePA4S7OaMdVMQt4W+Hgy/dERGBxt8SmS0G+zZN8xOZAPhDQTDtSWip8q7HcGdAMLdtZ8AGH14xNLnE5loHr7PjiUvZ+L3CP4QO+4CXcba5IuOqrLGMJi+KOF0yylj2xs+CVWq4cPAn1IKgrMf2oBR4+/VdtBzQW1CNAd9O/fb20ZiBaKtPicrlgtHt/UEQ0J8F7YYSn/xJRRWB84kDyUuLEdkxbANLviMZ9OmrHbThTj6AQl+cLwwz2mB837uKrXUIXmOnDKtah1PvIW6RjJb6uo7dhVCZZGxxoKnyMe0z9DX2eIN6EKbdKXUply1iTq8hMXEDcGzeKSlGuoONOGXwjoh+Sb00ED3L0hxBvmFfYORvJaLvESq570bnCnHomnIQVExZMH4mzvEZFqSrabswzqLGGTPQskopA6N5OeVfAVXaQbCzH4gyFSTcEOuJ3K5dArg0/06PUZCG0x9gpesHfIoLn4H2Ftdcra2VVRsMYGcvF//FBxLX7KYfwAfOPcj7wy6Be3vRqWJqdvM6kccM0Q1F7q2mUgUdftBRUBSBnyEmCBlQU66CXmVU/Qy/bj7O9F56C0E9jHO78cbsNEUOmnAhLiwiPNOFWci5IEagZe/z+bnBBEuUvQV51IgB3qzyNz5oh8No1malND1sLFJs24xzKXOa6JL9dPG5gLgxh3XEPl7fNBYAjeCQvRW2ka5GGd1upW5hw3vv5D9cYNf5oDQVsVT5CaxhbPzhuLu3hQoZOFJVGBH5A0cL+fh2fVpZeB30fBFSI+Zy0Dd36fmqZfINnff+8eUvHlms3WdZQFpY1QssmziSW0vk1k54Yb0LD8hXKhv1CLm+QWkVRFkxTvornxxCLvZFAGg9sEqsvfozadNzoO0TpLK625HfbhsLh+sFjesCdlPDkZ4ugnxylzm9OB24MDHlY+CKCRRce/MiBfuaeaiStzdhacoEIRsI0R3LZ2I+BhwXaR7xORyY4byLG4FtFILnrWVO49b6B0ZXksBkZHsLHLFRohEVi8iYgDxUbDL/2B/sDSRf578sljxqiL7TmKwfvw2cogY1Ajhn3necV7n4nzC7eRvKITJxotDOIpsxB3vi6yy/OJ5MBEKu4EVAW8Lbiq7FAIEzkAQ==

㊙️ This website is password-protected and accessible to authorized members only.

Contact your administrator for access to this page.