web-int@klab-aizu

Writing Verilog

Initializing search

🏠 Home
ℹ️ Information
ℹ️ Information
- 🌐 About this website
- 🔰 Guidance for new student (AY 2025)
- 🔰 Checklist for new student orientation meeting
  🔰 Checklist for new student orientation meeting
- 🚂 Training for new members
  🚂 Training for new members
- 🔬 Server/Page Info
  🔬 Server/Page Info
- 📑 Paper submission
  📑 Paper submission
- 🎓 Graduation Thesis
  🎓 Graduation Thesis
  - Preparation
  - After the presentation
📅 Meetings
📅 Meetings
🗂️ Tutorial
🗂️ Tutorial
- List of tutorials
- 🛠 HW Design
  🛠 HW Design
  - Verilog/SystemVerilog/VHDL tutorial
    Verilog/SystemVerilog/VHDL tutorial
    
    Intro
    
    Combinational Logic
    
    Sequential Logic
    
    Reset and Clock
    
    Naming
    
    RTL template
    
    Testbench template
    
    Useful website
    Useful website
    
    Asic-world
    
    Stitt-hub
    
    RTL-Training Repo
  - Simulate with Modelsim
    Simulate with Modelsim
    
    Introduction
    
    Clone the project
    
    Source the env variables
    
    Write your Verilog code
    
    Open Modelsim
    
    Use command line
    
    Code Coverage
    
    Write a script
    
    Learn More!
  - ASIC
    ASIC
    
    Basic
    Basic
    
    Getting started
    
    Writing Verilog Writing Verilog
    Table of contents
    
    Verilog Coding Guidelines
    
    Wire/register/inout declarations follow this rule:
    
    Important notes
    
    RTL Simulation
    
    Synthesis (Synopsys DC)
    
    Place and Route
    
    Mini Ex
    
    Advanced
    Advanced
    
    Getting started
    
    Explore the library
    
    Post-synthesis simulation
    
    Post-synthesis simulation with timing
    
    Post-place-and-route sim
    
    Macro
    
    Through-Silicon-Via (TSV)
    
    OpenRAM
    
    Power estimation
    
    Clock-gating
    
    Temperature simulation
    
    Design: 🕸️ Network-on-Chip
    Design: 🕸️ Network-on-Chip
    
    Getting started
    
    Simulation
    
    SNN Simulation
    
    Synthesis
    
    Post-synthesis Simulation
    
    Place and Route
    
    Power estimation
    
    Sample projects
  - FPGA
    FPGA
    
    Basic
    Basic
    
    0. Installation
    
    Standalone RTL design
    Standalone RTL design
    
    1. Create a project
    
    2. Run the project on FPGA
    
    3. Understand the reports
    
    Simple SoC
    Simple SoC
    
    1. Create a project
    
    2. Port to SDK
    
    3. Run the program in the FPGA
    
    Custom IP
    Custom IP
    
    Introduction + Materials
    
    General Instruction
    
    Lab-1
    
    Lab-2
    
    Lab-3
    
    Lab-4
    
    Lab-5
    
    Sample Projects
    Sample Projects
    
    SNN on Basys 3
    
    SNN on Arty 7
    
    LIF neuron on MicroZed
- 🤖 Machine Learning
  🤖 Machine Learning
  - Getting started
  - General Machine Learning
    General Machine Learning
    
    Getting started
    
    Installation
    
    Dataset
    
    Notable techniques and Recommendation
  - Artificial Neural Network
  - Spiking Neural Network
    Spiking Neural Network
    
    Introduction
    
    Neurons
    
    Neurons
    
    Neuron
    
    Izhikevich
    
    SNNTorch
    SNNTorch
    
    Official tutorial
    
    Bindsnet
    Bindsnet
    
    STDP learning
    
    Spiking Jelly
    Spiking Jelly
    
    1.1 Time-step
    
    1.2 Using neuron
    
    1.3 Input size and net reset
    
    3.1 Revisit LIF neuron
    
    3.2 Revisit LIF neuron part 2
    
    3.3 Design your neuron
- Accessing servers
  Accessing servers
- 🎯 Optimization
  🎯 Optimization
  - Getting started
  - Single Objective
    Single Objective
    
    0-1 Knapsack
  - Multiple Objectives
    Multiple Objectives
    
    0-1 Knapsack
    
    MOO minicourse
- Makefile
  Makefile
- Git
  Git
  - Intro
  - Basic
  - Advanced
  - Branch
- Markdown
  Markdown
  - Intro
  - Basic
  - Advanced
♾️ Member
♾️ Member
- Faculty Advisor
  Faculty Advisor
- Graduate
  Graduate
- Undergraduate
  Undergraduate
- Exchange Student
  Exchange Student
  - AY2024
    
    AY2024
- Alumni
  Alumni
  - AY2023
    
    AY2023
    
    NGUYEN Ngo Doanh
  - AY2024
    
    AY2024
    
    SHIOTA Rui
    
    KOBAYASHI Ryoji
    
    HANYU Yuga
🎗️ Management
🎗️ Management
- 🔒 Password Protected
- 🖥️ Devices
- 📚 Books
- 🌐 Website
- 🖥 Server: how-to
- ⚗️ Materials
  ⚗️ Materials
- 🈸 University Docs
  🈸 University Docs
🖼️ Moments
🖼️ Moments
- Archive
  Archive
- Categories
  Categories
  - Conference
  - Exhibition
  - Graduation
  - Interview
  - Lecture
  - Master
  - News
  - Travel
  - Undergraduate
🎟️ Events
🎟️ Events
🛂 Join Us
🛂 Join Us
- For undergraduate students
- For postgraduate candidates
- Scholarships
- TA/RA/Part-time Positions
- How to write a research plan
- How we work
- What you learn
- GT themes (for B2 students)
  GT themes (for B2 students)
  - AY2025
  - AY2024
  - AY2023
  - AY2022
- Alumni Voices
🌐 Links
🌐 Links
- 📝 The Thinking Circuit
- 🚧 Project
  🚧 Project
  - Torch2HW
  - 🎓 Available GT Topics (2024)
- 🌐 Useful link
- ↗️ Github
- ▶️ YouTube
📩 Contact

Table of contents

Verilog Coding Guidelines
- Wire/register/inout declarations follow this rule:
- Important notes

hkkoFAezsbBenc4oGQqEDw==;u0W2GBHxVUen3vxPpkgqUKVflCkWkCuKVELFzXCLNoXsgynUM07WHso+QK9M858BoJAN8ndlSCiuI3/CNg2/PCb0gCNDvrXtNjpXRUID1CxJvrmco8aoy41ZCviPjtjNguLDt2M0+GW1iHfh0lppMYTQxVazMVRKaoOk2QGncdUgSJrCN61N25zJZE4ro5X0XWCfD069tULRQIdBHO+BYGsdEB2PGAz0lZV00h0DPrkB5UthJTilQtizGplYxSNvSLCpumZYv2Jn8mLmMuCJbJ7A2t0A93iyywmfPLjYaM0nX0P2qmACAA/at1oWWqh4nQUSo931HUj2zm/i/+dPx7O8lSXBDVJpyEYd3xk6BWavNhx+CDlrgFNdWPDSgI86MEBn/qZZF3FztZJItJbXnsvZ2dy9uDWlq326LpW+rge1ITupuEgNa5pU8ZipHvjurD2AUjla6HKa1tDsHbebV+XfYkZSNGV7lDX3JOoQN1LUqE1XabVUOikuza0YNwLfiuz8KpLtO99D4L0xH4+epzHsWwrh39/R1JscDZuqbw3UD0h/BEGBQhFknpgSG8R6NafCT3KGe7rYSSE4dCiGON6ZVSwz2k6crRh79c08VCT1AM2nuhlrTdWJ/aKrsevvip54/650C19Y4RYihAJYU6a1MnDkNsYfxqxPM++ILO5BSwXUjzKuAYOAxcV36kAGmXXqQ9VZx7uDAMWLHqx+xiZcqyCx4mHM+iX3A4Pxj8f7h2zdRC9eV8W8bGnYliXtHeI2gX8Mk7fG+5YMWAF4KFPouIqtRKH8b/vd1c1n4lOSvAAK6d+KeHIKSCYNZqqgeNvRDTPN8OVfyZj4zazr0gsdq722/KuzHq//Qr1AXVN5/lDSJLoXKXnDBmmLeOPrCGNxXI+nXmuB5OLkul8rjV1btTLArktSvNy8to/xO3mmvMRC3bUCDqmRuWqKbLtFcE4hJtQZLQhocFS2CuXZTAqetnghqG2oSb62CeKxRtsK8N7b6ppgYN6ywZ1KnEdm7tdqEUxdVzBCOfyO42937E6qh9TQkxFsocbNk6gXEn9rUZC5fcNsFhnMFqHYfp41Q3Ps68fr0rKQH4D/C12qtyxN2rNV4Oom1b1v1iCzahUqcPkaa1kmM6zv9WDUqyPQUkwGPtrm8tnrt0X3PdOQW/x0wknn2ywm0eHCur3fkIDztZ4BnT5D2wCkbO+uhT3FbI7JGNn5/8Ae15COCe20edeurN41FB1Z+BMtwLVffL7Vr6EpomTnVCoSsQgC/tFj8ZRG4D92zFGd/+tH1MvgH/M9+av7vNk6745ygu12EjVcfkrWmUGsK5UJbbO/j1X1IXnLD0NfTJ55hsBEUUdZIpUdBI9xJtj7cny1COEZasOHWsQ/0VyAOEz9E9frBrLzUJZPyFxBioOA9MDBT9eBNs3WLUPXBL8CxEcRnti/KeCO5CFyDImoH9on/K1OVJPNdC6qql0EINjw1PV2mg/J6ok6bmphbwfvuYuDLdiyXQaI5IafagghWnEJbqmRSQYB

㊙️ This website is password-protected and accessible to authorized members only.

Contact your administrator for access to this page.