web-int@klab-aizu

Clone the project

Initializing search

🏠 Home
ℹ️ Information
ℹ️ Information
- 🌐 About this website
- 🔰 Guidance for new student (AY 2025)
- 🔰 Checklist for new student orientation meeting
  🔰 Checklist for new student orientation meeting
- 🚂 Training for new members
  🚂 Training for new members
- 🔬 Server/Page Info
  🔬 Server/Page Info
- 📑 Paper submission
  📑 Paper submission
- 🎓 Graduation Thesis
  🎓 Graduation Thesis
  - Preparation
  - After the presentation
👨‍🏫 Invited Talks
👨‍🏫 Invited Talks
📅 Meetings
📅 Meetings
🗂️ Tutorial
🗂️ Tutorial
- List of tutorials
- 🛠 HW Design
  🛠 HW Design
  - Verilog/SystemVerilog/VHDL tutorial
    Verilog/SystemVerilog/VHDL tutorial
    
    Intro
    
    Combinational Logic
    
    Sequential Logic
    
    Reset and Clock
    
    Naming
    
    RTL template
    
    Testbench template
    
    Useful website
    Useful website
    
    Asic-world
    
    Stitt-hub
    
    RTL-Training Repo
  - Simulate with Modelsim
    Simulate with Modelsim
    
    Introduction
    
    Clone the project Clone the project
    Table of contents
    
    Change the directory
    
    Source the env variables
    
    Write your Verilog code
    
    Open Modelsim
    
    Use command line
    
    Code Coverage
    
    Write a script
    
    Learn More!
  - ASIC
    ASIC
    
    Basic
    Basic
    
    Getting started
    
    Writing Verilog
    
    RTL Simulation
    
    Synthesis (Synopsys DC)
    
    Place and Route
    
    Mini Ex
    
    Advanced
    Advanced
    
    Getting started
    
    Explore the library
    
    Post-synthesis simulation
    
    Post-synthesis simulation with timing
    
    Post-place-and-route sim
    
    Macro
    
    Through-Silicon-Via (TSV)
    
    OpenRAM
    
    Power estimation
    
    Clock-gating
    
    Temperature simulation
    
    Design: 🕸️ Network-on-Chip
    Design: 🕸️ Network-on-Chip
    
    Getting started
    
    Simulation
    
    SNN Simulation
    
    Synthesis
    
    Post-synthesis Simulation
    
    Place and Route
    
    Power estimation
    
    Sample projects
  - FPGA
    FPGA
    
    Basic
    Basic
    
    0. Installation
    
    Standalone RTL design
    Standalone RTL design
    
    1. Create a project
    
    2. Run the project on FPGA
    
    3. Understand the reports
    
    Simple SoC
    Simple SoC
    
    1. Create a project
    
    2. Port to SDK
    
    3. Run the program in the FPGA
    
    Custom IP
    Custom IP
    
    Introduction + Materials
    
    General Instruction
    
    Lab-1
    
    Lab-2
    
    Lab-3
    
    Lab-4
    
    Lab-5
    
    Sample Projects
    Sample Projects
    
    SNN on Basys 3
    
    SNN on Arty 7
    
    LIF neuron on MicroZed
- 🤖 Machine Learning
  🤖 Machine Learning
  - Getting started
  - General Machine Learning
    General Machine Learning
    
    Getting started
    
    Installation
    
    Dataset
    
    Notable techniques and Recommendation
  - Artificial Neural Network
  - Spiking Neural Network
    Spiking Neural Network
    
    Introduction
    
    Neurons
    
    Neurons
    
    Neuron
    
    Izhikevich
    
    SNNTorch
    SNNTorch
    
    Official tutorial
    
    Bindsnet
    Bindsnet
    
    STDP learning
    
    Spiking Jelly
    Spiking Jelly
    
    1.1 Time-step
    
    1.2 Using neuron
    
    1.3 Input size and net reset
    
    3.1 Revisit LIF neuron
    
    3.2 Revisit LIF neuron part 2
    
    3.3 Design your neuron
- Accessing servers
  Accessing servers
- 🎯 Optimization
  🎯 Optimization
  - Getting started
  - Single Objective
    Single Objective
    
    0-1 Knapsack
  - Multiple Objectives
    Multiple Objectives
    
    0-1 Knapsack
    
    MOO minicourse
- Makefile
  Makefile
- Git
  Git
  - Intro
  - Basic
  - Advanced
  - Branch
- Markdown
  Markdown
  - Intro
  - Basic
  - Advanced
♾️ Member
♾️ Member
- Faculty Advisor
  Faculty Advisor
- Graduate
  Graduate
- Undergraduate
  Undergraduate
- Exchange Student
  Exchange Student
  - AY2024
    
    AY2024
- Alumni
  Alumni
  - AY2023
    
    AY2023
    
    NGUYEN Ngo Doanh
  - AY2024
    
    AY2024
    
    SHIOTA Rui
    
    KOBAYASHI Ryoji
    
    HANYU Yuga
🎗️ Management
🎗️ Management
- 🔒 Password Protected
- 🖥️ Devices
- 📚 Books
- 🌐 Website
- 🖥 Server: how-to
- ⚗️ Materials
  ⚗️ Materials
- 🈸 University Docs
  🈸 University Docs
🖼️ Moments
🖼️ Moments
- Archive
  Archive
- Categories
  Categories
  - Conference
  - Exhibition
  - Graduation
  - Interview
  - Lecture
  - Master
  - News
  - Travel
  - Undergraduate
🎟️ Events
🎟️ Events
🛂 Join Us
🛂 Join Us
- For undergraduate students
- For postgraduate candidates
- Scholarships
- TA/RA/Part-time Positions
- How to write a research plan
- How we work
- What you learn
- GT themes (for B2 students)
  GT themes (for B2 students)
  - AY2025
  - AY2024
  - AY2023
  - AY2022
- Alumni Voices
🌐 Links
🌐 Links
- 📝 The Thinking Circuit
- 🚧 Project
  🚧 Project
  - Torch2HW
  - 🎓 Available GT Topics (2024)
- 🌐 Useful link
- ↗️ Github
- ▶️ YouTube
📩 Contact

Table of contents

Change the directory

jEOJBVZAYHMu8sujWaquvQ==;YOdHHxMtAJ4yKe0CEmE0NtfPx4PY2Apmb3M/Xzz2YeD5NW7wqClujKqcytQEzytO2Shnl4JYfi50i+LVx84el+qB8EadeXAyGNT7EhkC2P6vG4M6Mcpit0xHjwfzjoyoBRAEjznsMqbzWecFb+VYNby/joJTiCBiNT2p3NXkx0DqLtGdLDKs12AHVN61QPTTUY+BczjfWt/kUmzB8OzxkIsgfAFLplM89AgcDZoMNbAm/06fpA++4yMQFgmR3I7soo9gX7rl8K9KZbMGD5X0LTmZGwJ79FeErAOlXyZxbBxZCpolBqHACIb19fSp7eK+a5AvQpmrkD/4lB9w7yirYWq9oz8mksX7NgjM8Vv03m6kb7JIQ134yaBlVwpxWj9NsyRjc6otwEzkIZOF1rv2N7go/mvOVHG2B1JVUohKccoiwjQdpcSbvD/PwNoEJZU4a3jf8YMGlOi5nJpHoDSxdKY1pHtJ4BwxGJQ2p+6lKI4HdFaHXsxQzjzyVdCPtk4JSe7V/fo6sQl7GCh+ItyPdMvY7YMJuz0/FGHkYD4NKU60+uHup8VZT5DDrAhLbR3iKQhLyHPEecEhW975lPMB7B2T89e39PfbluyXrIKqJXqYil4o+O+AHZ+Gru8rchaOJMYWZA3D77h1fPllWJXfvf1z6+eGsBKN0QOP1OHmdCql0w/37Y6nd/5NG6xILUjb+KQKTqtkeOtudHktevNA1UVaK709NQtLTPcuQS3mxqrsjx3F1+4WeXifKAkG785Zf/wUy6JtlYa7em+ziR34GcePabIP4PL79S8HfRIs/swPuC/cgMbdazV6d6GLebDr

㊙️ This website is password-protected and accessible to authorized members only.

Contact your administrator for access to this page.