web-int@klab-aizu

💵 Journal APC

Initializing search

🏠 Home
ℹ️ Information
ℹ️ Information
- 🌐 About this website
- 🔰 Guidance for new student (AY 2025)
- 🔰 Checklist for new student orientation meeting
  🔰 Checklist for new student orientation meeting
- 🚂 Training for new members
  🚂 Training for new members
- 🔬 Server/Page Info
  🔬 Server/Page Info
- 📑 Paper submission
  📑 Paper submission
- 🎓 Graduation Thesis
  🎓 Graduation Thesis
  - Preparation
  - After the presentation
📅 Meetings
📅 Meetings
🗂️ Tutorial
🗂️ Tutorial
- List of tutorials
- 🛠 HW Design
  🛠 HW Design
  - Verilog/SystemVerilog/VHDL tutorial
    Verilog/SystemVerilog/VHDL tutorial
    
    Intro
    
    Combinational Logic
    
    Sequential Logic
    
    Reset and Clock
    
    Naming
    
    RTL template
    
    Testbench template
    
    Useful website
    Useful website
    
    Asic-world
    
    Stitt-hub
    
    RTL-Training Repo
  - Simulate with Modelsim
    Simulate with Modelsim
    
    Introduction
    
    Clone the project
    
    Source the env variables
    
    Write your Verilog code
    
    Open Modelsim
    
    Use command line
    
    Code Coverage
    
    Write a script
    
    Learn More!
  - ASIC
    ASIC
    
    Basic
    Basic
    
    Getting started
    
    Writing Verilog
    
    RTL Simulation
    
    Synthesis (Synopsys DC)
    
    Place and Route
    
    Mini Ex
    
    Advanced
    Advanced
    
    Getting started
    
    Explore the library
    
    Post-synthesis simulation
    
    Post-synthesis simulation with timing
    
    Post-place-and-route sim
    
    Macro
    
    Through-Silicon-Via (TSV)
    
    OpenRAM
    
    Power estimation
    
    Clock-gating
    
    Temperature simulation
    
    Design: 🕸️ Network-on-Chip
    Design: 🕸️ Network-on-Chip
    
    Getting started
    
    Simulation
    
    SNN Simulation
    
    Synthesis
    
    Post-synthesis Simulation
    
    Place and Route
    
    Power estimation
    
    Sample projects
  - FPGA
    FPGA
    
    Basic
    Basic
    
    0. Installation
    
    Standalone RTL design
    Standalone RTL design
    
    1. Create a project
    
    2. Run the project on FPGA
    
    3. Understand the reports
    
    Simple SoC
    Simple SoC
    
    1. Create a project
    
    2. Port to SDK
    
    3. Run the program in the FPGA
    
    Custom IP
    Custom IP
    
    Introduction + Materials
    
    General Instruction
    
    Lab-1
    
    Lab-2
    
    Lab-3
    
    Lab-4
    
    Lab-5
    
    Sample Projects
    Sample Projects
    
    SNN on Basys 3
    
    SNN on Arty 7
    
    LIF neuron on MicroZed
- 🤖 Machine Learning
  🤖 Machine Learning
  - Getting started
  - General Machine Learning
    General Machine Learning
    
    Getting started
    
    Installation
    
    Dataset
    
    Notable techniques and Recommendation
  - Artificial Neural Network
  - Spiking Neural Network
    Spiking Neural Network
    
    Introduction
    
    Neurons
    
    Neurons
    
    Neuron
    
    Izhikevich
    
    SNNTorch
    SNNTorch
    
    Official tutorial
    
    Bindsnet
    Bindsnet
    
    STDP learning
    
    Spiking Jelly
    Spiking Jelly
    
    1.1 Time-step
    
    1.2 Using neuron
    
    1.3 Input size and net reset
    
    3.1 Revisit LIF neuron
    
    3.2 Revisit LIF neuron part 2
    
    3.3 Design your neuron
- Accessing servers
  Accessing servers
- 🎯 Optimization
  🎯 Optimization
  - Getting started
  - Single Objective
    Single Objective
    
    0-1 Knapsack
  - Multiple Objectives
    Multiple Objectives
    
    0-1 Knapsack
    
    MOO minicourse
- Makefile
  Makefile
- Git
  Git
  - Intro
  - Basic
  - Advanced
  - Branch
- Markdown
  Markdown
  - Intro
  - Basic
  - Advanced
♾️ Member
♾️ Member
- Faculty Advisor
  Faculty Advisor
- Graduate
  Graduate
- Undergraduate
  Undergraduate
- Exchange Student
  Exchange Student
  - AY2024
    
    AY2024
- Alumni
  Alumni
  - AY2023
    
    AY2023
    
    NGUYEN Ngo Doanh
  - AY2024
    
    AY2024
    
    SHIOTA Rui
    
    KOBAYASHI Ryoji
    
    HANYU Yuga
🎗️ Management
🎗️ Management
- 🔒 Password Protected
- 🖥️ Devices
- 📚 Books
- 🌐 Website
- 🖥 Server: how-to
- ⚗️ Materials
  ⚗️ Materials
- 🈸 University Docs
  🈸 University Docs
  - 🦾 Research Assistance
  - 🗓️ Room reservation
  - ✈️ Travel
  - 💰 Funding for Travel
  - 💵 Journal APC 💵 Journal APC
    Table of contents
    
    Journal APC
    
    Journal APC
    
    Pay by invoice
    
    Reimbursement (after Creditcard payment)
🖼️ Moments
🖼️ Moments
- Archive
  Archive
- Categories
  Categories
  - Conference
  - Exhibition
  - Graduation
  - Interview
  - Lecture
  - Master
  - News
  - Travel
  - Undergraduate
🎟️ Events
🎟️ Events
🛂 Join Us
🛂 Join Us
- For undergraduate students
- For postgraduate candidates
- Scholarships
- TA/RA/Part-time Positions
- How to write a research plan
- How we work
- What you learn
- GT themes (for B2 students)
  GT themes (for B2 students)
  - AY2025
  - AY2024
  - AY2023
  - AY2022
- Alumni Voices
🌐 Links
🌐 Links
- 📝 The Thinking Circuit
- 🚧 Project
  🚧 Project
  - Torch2HW
  - 🎓 Available GT Topics (2024)
- 🌐 Useful link
- ↗️ Github
- ▶️ YouTube
📩 Contact

Table of contents

Journal APC
- Journal APC
  - Pay by invoice
  - Reimbursement (after Creditcard payment)

SUp+C/vyGpri8VTUepCJ3w==;YUs8HgSgriHMFf407DuHklmbpgt/Ae1C+iqSQYcXwUKr/D6W96Om7OR8dMecjd2XwN/cXcH3T5XSCMKZxzh4i5HH9JT8ID4LPsHWb++vIUvPenWllj0s+YBHAUvR27JlaQalGVcpwfcAjOPCzQA1IMVimIeEze9eG78lp/iGxAV/ix9dxf9TnjUmpN5rksB2wJ54t6uDqjcSdQsqUJYLeNkd4AkopGK5d/8rXBA9vZGJf1vwsadkAiRCNr4CNzQfblve2RUyZmckCYvSOg4JtXLmUN3+bj3bBDm4+91OzqeOaRvdqzNjkVQMitFC/VQ+fppUU30ZAbXaS5E2RSAbEw/YFwKqWX+j56x1xiKNfxiekR4YwjqbQOrkg3Xa+m83PvoY2hGU9R2iea4cEpwlin+Hb8LimhkMA/0fVgypTv34UKf4FU4l3WIQs0woMGL/ftR9mRiAGnp3uk42wntKfLUjgVuLFX0s+2m994hEiGNQ4jEnkBBZ7NNPRvQGKsisAyYxsm1YamS6MkuJd+RZA3Z2p16akb+PmqRX30pOu4S9yWojHwf8V6IswqQK4NrUcWWRjthyPrwg4I2/VwxkCMzCI0M4QvQPpLGZSk0Y1CIvFYuQwWiND0xSFzTM28oHar+E6UOOTJd3LW/1nn0UrB9/FtKKkBEOrGRaqgEYvYneTmAqeXFyFGAV5tNEdxOb4WMI5TvIlqr9jmym5FsU4MJ/ZtQ9VoEtSvQSRTayZxFsIp9UpLMJ73FUsrWYyrOvQljKz6W4hAFWK5AyNj96YSiHl6FQXW1YnW5m53DRYOTp33QTBryvYxiHQZ81JrC83+juSRu18plavlYnIAKWWB2MGPOsY8Q+++AuBXGdyTz/KvaOoApVi8c9wXqI5Z3jGTUoS8K0NNbpUqr8skNxlPOtnguAjAQiRaMEj+y6O+f8aU/76D7jQRQsYww5TqAzQFs2FoTuP6+mevPTfsnynQ/hHO/5LQWvZS5bEXfgsGLuJViLkFusBZg1TWTHNBofTKS3ViXQuhKvAbhBADXjfillnutBNCC71ciVhPQtp/iHOy5n0uiXIxAHhPaAO3Gl87ZyquM3P2KQfz3kIwyZCopRPJ+asW/8yJ+V+WIB7ifJ8pa0hZH4lF3i+96GAjnZrhYefZUuPyYsO7jjBqu6ebN0z5pNMMniTBgl928zH1NbtfSteOJpVYmUKtRRahjlmj2fte7Xf+75P6UnO6d27+ATMEDf/A7zdaI1ppC+eRJq5xTQ9E7+0g0w7ZK9/BSQBB3GreHZzUZ6Z5mFTCjkNP/HKw3cfkhHR7h2tWz1hdga8JZKA91qetNxZn7GedvJo08uUze5vTUSBimkMGzX3VYEkOcdnX/bH1w4nt1FNV9jaVCcMCKCm3e14MphC4tb4nzwsyh2qGli7S7A/p/N/4fd16Jmv7AxMCAZO3FHeG/Y+Yhy3kNpydaGcnBn9nEZqeYldSErknwJWdUiuTmuoWmf+QHtjf9F9Y2kGIcgky/8fZitvkgKigKfXNx8dVfskr9l0rpUPEG6ZxZBG2I/jCdHTQ1nJc/ST1C1dFY/AwYXEcjeiStVH7MWKjTxXy02H16nvGG5icltuE9OZBNcby2j0Dcaxn6UdhwK4SOsJjx0S3jiA+wacAKfdQmch5wbD2n9G7ZRV0vICCqa6neeynqCOjlEkiqcwRN2UPwj1EgfQzzD9zdD7kcB/pqpsnEpJj++MYokzwL6jPhBEWFxjH1caM/blNa7f/yyu0TadRcOVHMwvfW0DxCUPSHAe8uKyA3XKapoAjBPNiGH/ivxXFcNJ/xZalx1FOImJLrBVPKGuxHYYILLIycQiyMYZhSOsUZSp1MhfPjNADXOQy2/gQ==

㊙️ This website is password-protected and accessible to authorized members only.

Contact your administrator for access to this page.