Khanh's Research Group @ Univ. of Aizu

💵 Journal APC

🏠 Home
ℹ️ Information
ℹ️ Information
- 🌐 About this website
- 🔰 Guidance for new student (AY 2025)
- 🔰 Checklist for new student orientation meeting
  🔰 Checklist for new student orientation meeting
- 🚂 Training for new members
  🚂 Training for new members
- 🔬 Server/Page Info
  🔬 Server/Page Info
- 📑 Paper submission
  📑 Paper submission
- 🎓 Graduation Thesis
  🎓 Graduation Thesis
  - Preparation
  - After the presentation
👨‍🏫 Invited Talks
👨‍🏫 Invited Talks
📅 Meetings
📅 Meetings
🗂️ Tutorial
🗂️ Tutorial
- List of tutorials
- 🛠 HW Design
  🛠 HW Design
  - Verilog/SystemVerilog/VHDL tutorial
    Verilog/SystemVerilog/VHDL tutorial
    
    Intro
    
    Combinational Logic
    
    Sequential Logic
    
    Reset and Clock
    
    Naming
    
    RTL template
    
    Testbench template
    
    Useful website
    Useful website
    
    Asic-world
    
    Stitt-hub
    
    RTL-Training Repo
  - Simulate with Modelsim
    Simulate with Modelsim
    
    Introduction
    
    Clone the project
    
    Source the env variables
    
    Write your Verilog code
    
    Open Modelsim
    
    Use command line
    
    Code Coverage
    
    Write a script
    
    Learn More!
  - ASIC
    ASIC
    
    Basic
    Basic
    
    Getting started
    
    Writing Verilog
    
    RTL Simulation
    
    Synthesis (Synopsys DC)
    
    Place and Route
    
    Mini Ex
    
    Advanced
    Advanced
    
    Getting started
    
    Explore the library
    
    Post-synthesis simulation
    
    Post-synthesis simulation with timing
    
    Post-place-and-route sim
    
    Macro
    
    Through-Silicon-Via (TSV)
    
    OpenRAM
    
    Power estimation
    
    Clock-gating
    
    Temperature simulation
    
    Design: 🕸️ Network-on-Chip
    Design: 🕸️ Network-on-Chip
    
    Getting started
    
    Simulation
    
    SNN Simulation
    
    Synthesis
    
    Post-synthesis Simulation
    
    Place and Route
    
    Power estimation
    
    Sample projects
  - FPGA
    FPGA
    
    Basic
    Basic
    
    0. Installation
    
    Standalone RTL design
    Standalone RTL design
    
    1. Create a project
    
    2. Run the project on FPGA
    
    3. Understand the reports
    
    Simple SoC
    Simple SoC
    
    1. Create a project
    
    2. Port to SDK
    
    3. Run the program in the FPGA
    
    Custom IP
    Custom IP
    
    Introduction + Materials
    
    General Instruction
    
    Lab-1
    
    Lab-2
    
    Lab-3
    
    Lab-4
    
    Lab-5
    
    Sample Projects
    Sample Projects
    
    SNN on Basys 3
    
    SNN on Arty 7
    
    LIF neuron on MicroZed
- 🤖 Machine Learning
  🤖 Machine Learning
  - Getting started
  - General Machine Learning
    General Machine Learning
    
    Getting started
    
    Installation
    
    Dataset
    
    Notable techniques and Recommendation
  - Artificial Neural Network
  - Spiking Neural Network
    Spiking Neural Network
    
    Introduction
    
    Neurons
    
    Neurons
    
    Neuron
    
    Izhikevich
    
    SNNTorch
    SNNTorch
    
    Official tutorial
    
    Bindsnet
    Bindsnet
    
    STDP learning
    
    Spiking Jelly
    Spiking Jelly
    
    1.1 Time-step
    
    1.2 Using neuron
    
    1.3 Input size and net reset
    
    3.1 Revisit LIF neuron
    
    3.2 Revisit LIF neuron part 2
    
    3.3 Design your neuron
- Accessing servers
  Accessing servers
- 🎯 Optimization
  🎯 Optimization
  - Getting started
  - Single Objective
    Single Objective
    
    0-1 Knapsack
  - Multiple Objectives
    Multiple Objectives
    
    0-1 Knapsack
    
    MOO minicourse
- Makefile
  Makefile
- Git
  Git
  - Intro
  - Basic
  - Advanced
  - Branch
- Markdown
  Markdown
  - Intro
  - Basic
  - Advanced
♾️ Member
♾️ Member
- Faculty Advisor
  Faculty Advisor
- Graduate
  Graduate
- Undergraduate
  Undergraduate
- Exchange Student
  Exchange Student
  - AY2024
    
    AY2024
- Alumni
  Alumni
  - AY2023
    
    AY2023
    
    NGUYEN Ngo Doanh
  - AY2024
    
    AY2024
    
    SHIOTA Rui
    
    KOBAYASHI Ryoji
    
    HANYU Yuga
🎗️ Management
🎗️ Management
- 🔒 Password Protected
- 🖥️ Devices
- 📚 Books
- 🌐 Website
- 🖥 Server: how-to
- ⚗️ Materials
  ⚗️ Materials
- 🈸 University Docs
  🈸 University Docs
  - 🦾 Research Assistance
  - 🗓️ Room reservation
  - ✈️ Travel
  - 💰 Funding for Travel
  - 💵 Journal APC 💵 Journal APC
    Table of contents
    
    Journal APC
    
    Journal APC
    
    Pay by invoice
    
    Reimbursement (after Creditcard payment)
🖼️ Moments
🖼️ Moments
- Archive
  Archive
- Categories
  Categories
  - Conference
  - Exhibition
  - Graduation
  - Interview
  - Lecture
  - Master
  - News
  - Travel
  - Undergraduate
🎟️ Events
🎟️ Events
🛂 Join Us
🛂 Join Us
- For undergraduate students
- For postgraduate candidates
- Scholarships
- TA/RA/Part-time Positions
- How to write a research plan
- How we work
- What you learn
- GT themes (for B2 students)
  GT themes (for B2 students)
  - AY2025
  - AY2024
  - AY2023
  - AY2022
- Alumni Voices
🌐 Links
🌐 Links
- 📝 The Thinking Circuit
- 🚧 Project
  🚧 Project
  - Torch2HW
  - 🎓 Available GT Topics (2024)
- 🌐 Useful link
- ↗️ Github
- ▶️ YouTube
📩 Contact

Table of contents

Journal APC
- Journal APC
  - Pay by invoice
  - Reimbursement (after Creditcard payment)

vy0sAZn1SZWoTvtuAmlDOw==;1z5OUaXZWOixWh05ui0PMB+dFVnoh1UczITruXQwPnstzJDIrIIJPZdOzCSCbOF6U5i1O2HbnOlKmJzixkIXfsFOij0rCWZbOda6pI1FxDd2ob3LvTKCkGURNd8kecCqawARpy0SR2MhsRalChbmpcgOlE58otybvGKtV4ZAlY2TKbrt/M3amL/JOS4zTU7RPxOdRHUyXV7/U8gwSbWXNCuYJSIsyTvyn9qTSD83z71lrk1AgB/WT676c222UqGrH3SFLanVWf8qgRcKvni220Wi1v5a8OCF9D2ScC3fRuwPFZYBazQ6PA1GWuxKIl2fGgAH3nkDLaq9jBBd3SX+jAOygtQ99dZmjA60YYjwdh446QSGn/tudD8Waol6KHDR729ze+j41f12eJ3pBfUYlNUBbneRvPESstQlmJwy4rxU0CBY9dRNArN11GYetrBujiRftC11y7521iJ4yS8pGMhrChYednz2nvYBdqfgHxcEmF8gEx3uLsWLm9AwAcVHywW4N+OLGoowB/nDBnYjLePdRI4cUg0NB0/1TIZa+MBbXxUUb9lsZu4gMFr9h3pFvLVYd58iGaBikNQnJWai/6CBt888Luct0XWCY48Y+ro9eItkcVfLBNH7kTq0OoZdNeLFjwfk6/3dyTrkVernZ977/cfCyB1DzgMzjyN+/jcB85WSLYEay4A6+gwIwljUZmgToNiSnYTnY+LlUqmBz+fPwRJJU8lBleB345NqnvlHPfrHFVhcP3HY5XrhfFUoPSZ7iGEGun/sGjHvQ9yg0vInsbur93AcOusrXH1VEbUGYm4FWY9yec6w1xxyRjyvSDO4VJ/wOoNxgb84zGo3U6SInwVypMohTdq9191Gu2hrYUNeXdJjrO/2TZPAAB8PIawbGp3trAJ3oj2sSWXe7EgWYaPcMcPSpcD2ls5dLwQJmmh65XJv7TviMfBEHwgvwVdQ3E+wSbRBqDatjFjSU7NiG92RXsdbVNw16hTgC5RNcJVSWk0ZE1YL9UaggCFQe1ohkiZds61CilgpiEo55tyHzmS2ClxiCvEdxhSkE9MBbPXvpnDTZIV8+TZmYCbZA7qjvGXDoSC+QXPZBI8Uhws3gftYmm7djqrdtUUoKA8Chmh7+DNM++hslwXLMZEVcBhX5x69ude05Ypn8WG98SouU/y5W2/nHQCyyTsZOK+vNZwjHR1Y7kvF0HeF3ygpJq9z+So+H7HypFvfOTvvCP+Gajq73l5cc3F9dDP+mFyPXm02mX+mPn928TM3j4kWz5JqhHxVLke/+YozcztRPWLS+M885k5Zo3wQFlo1wyQeKBYnr+A19Eq0A70rznBv+GNC6p3UuvanHYuiED9mz6SswQwMbFs8dVLfsuT+xVnnMnFPP2uoGSWKf6pf4RLE0+Bx3XYzLmeT91rOg/zA1uSnHo3ls8+9KRKXKmbRp6V+FYHncoygMqhMZifOPCMuzke0GEp2G1kq1cnqNtM+tMnGSSnETt3KiyMegRTbdeZhcspGA5nh34FHHV6SV8eoNHr7BYiJS+WPAwPgN+xnPpGTdEoDn4PNQ1qvizg9Gqle55VytYnr7xObFsKc/1iaM1Ss7th/RJIr6tWNO+6sMKlKaFdwk3A1eEkMjcSgWlvviw7y4hTcT+9wgGP52OnZZM058fI3A0T74jeWNZWfMZbHg7CddlM7cNU3bQIYbBzMrE3uxtx1IdqHoTfLXgUotEuBU5IDlRqjhhelklNAqZC4yI3CVrl/C2jrArVJRfLHuHShUSb8NrD5uFgwmcZOWV16b1nlCnBv4BF7Z5WFF3I0wDwz7Lwi2emKYJXzrb2/nTJw0BX7T6BCQwyZltdtPLo0LW/M56iTuWKJLjTroA==

㊙️ This website is password-protected and accessible to authorized members only.

Contact your administrator for access to this page.